


P4 Skylake U (2+2) Rev1.0

Vinafix.com

BLOCK DIAGRAM



Discharge Circuit

Page 57

DC & BATT. Conn.

Page 60

Reset Circuit

Page 32

Skew Holes

Page 65

D.B.

Swap Bay DB

Page A01~A03

IO DB

Page A07

LED DB

Page A04

TP DB

Page A05

KB LED DB

Page A06


<Variant Name>

Vinafix.com



<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:			
Size	K1100-250	Rev.	1
Date:	Tuesday, September 06, 2016	Sheet	2 of 108

SKYLAKE-U symbol Rev0.53 #545316 / Ballout_Rev0_71 #543787 / PEGA local PN is 4201-0062000



DDI Port 1: HDMI

DDI Port 2: DP Switch









Table 5-10. DDI Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port 1	DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-k W ±5% resistor	No Connect
Port 2	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-k W ±5% resistor	No Connect






Vinafix.com




+VCORE 57,80
+VCCSTG 3,7
+VCCST_CPU 3,7,9,25



Vinafix.com








6.4 Reset and Miscellaneous Signals

Table 6-8. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none">CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted:<ul style="list-style-type: none">1 = (Default) Normal Operation; No stall.0 = Stall.CFG[1]: Reserved configuration lane.CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.<ul style="list-style-type: none">1 = Normal operation0 = Lane numbers reversed.CFG[3]: Reserved configuration lane.CFG[4]: eDP enable:<ul style="list-style-type: none">1 = Disabled.0 = Enabled.CFG[5:6]: PCI Express* Bifurcation<ul style="list-style-type: none">00 = 1 x8, 2 x4 PCI Express*01 = reserved10 = 2 x8 PCI Express*11 = 1 x16 PCI Express*CFG[7]: PEG Training:<ul style="list-style-type: none">1 = (default) PEG Train immediately following RESET# de-assertion.0 = PEG Wait for BIOS for training.CFG[19:8]: Reserved configuration lanes.	I/O	GTL	SE	All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.



Intel confirm this pin is pulled high to +VCCST_CPU for CannonLake

1.3.2 [U] Skylake-U and Cannonlake-U Compatibility Decoupling Requirement

Two reserve pins (U11 and U12) for 1.8V were added to Skylake-U PCH to support Cannonlake-U PCH compatibility. For Skylake-U, the following changes will be made to Table 52-8 in the Skylake U/Y Platform Design Guide (IBP#543016).

Table 52-8 – Decoupling and Power Connection Requirement for Skylake-U PCH

Voltage Supply	Area	PCH Pins sharing power rail	Value	Size	Quantity	Placement type (8)unway / (8)edge	Place capacitor(s) near ball(s)
V1.8A	VccPGPDP	AF16	-	-	-	-	-
	VccATS	AA1	1 uF	0402	1	E (<10 mm)	AA1
	Vcc_1P8	U11, U12	1 uF	0402	1	E (<10 mm)	U11, U12 (Note 1 & 5)

Vinafix.com



<Variant Name>			
PEGATRON Title :			
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:			
Size	KIRUPAGAME	Rev	1.1
Date:	Tuesday, September 06, 2016	10	108
Sheet		of	

Vinafix.com



<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:			
Size	KT1000-2016	Rev.	1
Date:	Tuesday, September 06, 2016	Sheet	11 of 108

5					4					3					2					1																																																																															
D																																																																																																			
C																																																																																																			
B																																																																																																			
A																																																																																																			
															<table><tr><td colspan="10"></td></tr><tr><td colspan="10">Title</td></tr><tr><td colspan="10"><Title></td></tr><tr><td colspan="2">Size</td><td colspan="8">Document Number</td><td colspan="2">Rev</td><td colspan="3"></td></tr><tr><td colspan="2">A</td><td colspan="8"><Doc></td><td colspan="2"><Rev Code></td><td colspan="3"></td></tr><tr><td colspan="2">Date:</td><td colspan="8">Tuesday, September 06, 2016</td><td colspan="2">Sheet</td><td colspan="3">12 of 108</td></tr></table>																				Title										<Title>										Size		Document Number								Rev					A		<Doc>								<Rev Code>					Date:		Tuesday, September 06, 2016								Sheet		12 of 108		
Title																																																																																																			
<Title>																																																																																																			
Size		Document Number								Rev																																																																																									
A		<Doc>								<Rev Code>																																																																																									
Date:		Tuesday, September 06, 2016								Sheet		12 of 108																																																																																							
5					4					3					2					1																																																																															

Vinafix.com



5					4					3					2					1																																																																																																													
D																																																																																																																																	
C																																																																																																																																	
B																																																																																																																																	
A																																																																																																																																	
															<table><tr><td colspan="10"></td></tr><tr><td colspan="10">Title</td></tr><tr><td colspan="10"><Title></td></tr><tr><td>Size</td><td colspan="20">Document Number</td><td>Rev</td><td colspan="3"></td></tr><tr><td>A</td><td colspan="20"><Doc></td><td colspan="3"><Rev Code></td></tr><tr><td colspan="5">Date:</td><td colspan="10">Tuesday, September 06, 2016</td><td colspan="5">Sheet</td><td>13</td><td colspan="2">of</td><td colspan="3">108</td></tr></table>																				Title										<Title>										Size	Document Number																				Rev				A	<Doc>																				<Rev Code>			Date:					Tuesday, September 06, 2016										Sheet					13	of		108		
Title																																																																																																																																	
<Title>																																																																																																																																	
Size	Document Number																				Rev																																																																																																												
A	<Doc>																				<Rev Code>																																																																																																												
Date:					Tuesday, September 06, 2016										Sheet					13	of		108																																																																																																										
5					4					3					2					1																																																																																																													

Vinafix.com



Title																									
<Title>																									
Size	Document Number																			Rev					
A	<Doc>																			<Rev Code>					
Date:					Tuesday, September 06, 2016										Sheet					13	of		108		

Vinafix.com





<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:			
Size	KT1000	Rev.	1
Date:	Tuesday, September 06, 2016	Sheet	14 of 106


DDR4(0)_Termination


Vinafix.com

+0.6VS +0.6VS 17,57,83
+1.2V +1.2V 4,7,16,17,18,57,83




Average placed close to +VDDQ_VTT power plane





Close to U1601






Table 4-52. DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0805)	
		Placeholder Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0805)	
		Place these caps on the VTT plane close to SODIMM	4x 1 μ F (0402)	
	VPP	DRAM Side	2x 10 μ F (0603)	
		DRAM Side	2x 1 μ F (0402)	
	VDDSPD	Place close to DIMM	1x 0.1 μ F (0402)	
		Place close to DIMM	1x 2.2 μ F (0402)	

Notes:
1. Total quantity is referring to 2 channels.

<Variant Name>

PEGATRON	Title: DDR4(1) SO-DIMM
-----------------	-------------------------------

PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: **Bill Yang**

Size	Project Name	Rev
------	--------------	-----


Custom	F4	1.0
--------	----	-----

Date: Tuesday, September 06, 2016 Sheet 17 of 108


M3: CPU driven VREF path is stuffed be default.
M1: VREF_DQ driven by a Voltage Divider Network during Processor power-off

Vinafix.com

M3 →



M1 →



M1 →

+1.2V 4,7,15,16,17,57,83
+V_VREF_CA_DIMM0 16
+V_VREF_CA_DIMM1 17

Figure 4-46. SKL U DDR4/-RS x16 Devices Memory Down V_{REF-CA} Overview





Figure 4-45. SKL U DDR4/-RS SODIMM V_{REF-CA} Overview





<Variant Name>


Vinafix.com




<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer:	
Size	K1100-250	Rev.	1
Date:	Tuesday, September 06, 2016	19	108
Sheet		of 108	



SMBALERT# / GPP_C2	TLS Confidentiality	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default) 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
--------------------	---------------------	------------------------	--




<Variant Name>





ID2	ID1	ID0	PCB Rev.
0	0	0	R1.0
0	0	1	R1.1
0	1	0	R2.0
0	1	1	R2.1
1	0	0	TBD
1	0	1	TBD
1	1	0	TBD
1	1	1	TBD




MEM_ID0	MEM_ID1	MEM_ID2	Memory Setting
0	0	0	SAMSUNG/K4A4G165WD-BCPB 4Gb 256Mb*16 0315-01C70PB
1	0	0	HYNIX/H5AN4G6NAFR-UHC 4G 256Mb*16 b0315-01EK0PB
0	1	0	SAMSUNG/K4A8G165WB-BCPB 8Gb 512Mb*16 0315-01HF0PB
1	1	0	HYNIX 8G
0	0	1	SAMSUNG/K4A8G165WB-BCRC 2400 512Mb*16 0315-01C80PB
1	0	1	SK HYNIX/H5AN8G6NAFR-UHC 2400 512Mb*16 0315-01W60PB
0	1	1	MICRON/MT40A512M16JY-083E:B 2400 512Mb*16 0315-01W90PB
1	1	1	MICRON/MT40A1G16WBU-083E:B 2400 1Gb*16 0315-01YC0PB






KBL_ID	SSD_PRSENT#	NFC_ID	PCB_ID3
1: SKL	1: No SSD	1: No NFC	1: UMA
0: KBL	0: SSD	0: NFC	0: DSC






GPIO need to pull high to power with 10Kohm if unused




G Sensor






940432
01V010000015



SPKR - Internal weak pull down
0 : Disable TOP Swap mode (default)
1 : Enable Top Swap Enable

Default is GPO, to reserve pull high to +3VSUS_ORG



HDA_SDO - Internal weak pull down
FLASH_DESCRIPTOR SECURITY OVERRIDE
0 : Enable
1 : Disable








Table 1-2. PCH-LP SKUs (Sheet 2 of 2)

Features	Base-U	Premium-U	Premium-Y
Total Intel® RST capable PCIe and SATA Express ⁴ Storage Devices	0	2	2
Notes:			
1. USB 2.0 port numbers: 1-8			
2. USB 2.0 port numbers: 1-10			
3. USB 2.0 port numbers: 1-6			
4. SATA Express Capable Ports (x2)			



Table 1-3. PCH-LP HSIO Detail

SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	SATA	SATA	PCIe/ LAN	PCIe/ LAN	N/A	N/A
Premium-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA
Premium-Y	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	N/A	N/A







A 10 K ±5% external pull-up resistor required to core rail, but the corresponding CLKREQ# function can be disabled by means of the Intel® ME FW.




If CLKREQ# control is not needed, say for a free running clock, do not pulldown signal to GND. This will increase leakage in Sx states.




24MHz signal 需包GND




EC reset CMOS feature




RTC Detect



<Variant Name>







Vinafix.com




<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:			
Size	K1100-250	Rev.	1
Date:	Tuesday, September 06, 2016	Sheet	27 of 108

PCH SPI ROM



PCH SMBus




Vinafix.com





<Variant Name>		
PEGATRON Title :		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
<Title>		Engineer:
Size C	Project Name KTKUG_25W	Rev 1.1
Date: Tuesday, September 06, 2016 Sheet 29 of 108		


Keyboard LED




Keyboard




Touch Pad






Reserve for EMI




For Acer PTP Design Guide
Reserve EC TP Enable Schematic




Finger Print







Remove 10s RTC reset



If LAN is the only device on SMBUS, the SMBUS pull-up can be on +3.3V_LAN.

+3.3V_A is always on during G3->S5, S0, Sx, and DeepSx states.




Vinafix.com






<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name KTKUG_25W	Rev 1.1	
Date: Tuesday, September 06, 2016 Sheet 35 of 108			



AUD_ALC255




AMP De-Pop Control circuit





Universal Audio Jack



DMIC



Single MIC	Left Channel	Right Channel
CS Pin	Pull Down	Pull Up



<Variant Name>

Vinafix.com



<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name KTKUG_25W	Rev 1.1	
Date: Tuesday, September 06, 2016 Sheet 38 of 108			

Vinafix.com



<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name KTKUG_25W	Rev 1.1	
Date: Tuesday, September 06, 2016 Sheet 39 of 108			

5					4					3					2					1																																																																															
D																																																																																																			
C																																																																																																			
B																																																																																																			
A																																																																																																			
															<table><tr><td colspan="10"></td></tr><tr><td colspan="10">Title</td></tr><tr><td colspan="10"><Title></td></tr><tr><td colspan="2">Size</td><td colspan="8">Document Number</td><td colspan="2">Rev</td><td colspan="3"></td></tr><tr><td colspan="2">A</td><td colspan="8"><Doc></td><td colspan="2"><Rev Code></td><td colspan="3"></td></tr><tr><td colspan="2">Date:</td><td colspan="8">Tuesday, September 06, 2016</td><td colspan="2">Sheet</td><td colspan="3">40 of 108</td></tr></table>																				Title										<Title>										Size		Document Number								Rev					A		<Doc>								<Rev Code>					Date:		Tuesday, September 06, 2016								Sheet		40 of 108		
Title																																																																																																			
<Title>																																																																																																			
Size		Document Number								Rev																																																																																									
A		<Doc>								<Rev Code>																																																																																									
Date:		Tuesday, September 06, 2016								Sheet		40 of 108																																																																																							
5					4					3					2					1																																																																															

Vinafix.com



Title														
<Title>														
Size		Document Number								Rev				
A		<Doc>								<Rev Code>				
Date:		Tuesday, September 06, 2016								Sheet		40 of 108		


Hardware Solution For Dead Battery

For notebook applications, if the battery charger needs higher voltage than 5V to operate correctly, execute the steps below in the order they are listed:

Vinafix.com


+VBUS_USB_TYPE_C		+VBUS_USB_TYPE_C	41,42
+AC_BAT_SYS		+AC_BAT_SYS	45,80,81,82,83,88
+3VDB_EC		+3VDB_EC	30
+3VDB_PD		+3VDB_PD	41
+3VA		+3VA	24,30,31,36,41,53,56,57,67,81,88,93

Requirement of U1:
1) Vin range: 4V-30V.
2) Vout: EC's operating voltage + Vf of D1
3) Output current >= EC's operating current.



<Variant Name>


PEGATRON		Title : Dead Battery	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Bill Yang	
Size Custom	P4		Rev 1.0
Date:	Tuesday, September 06, 2016	Sheet	43 of 97



<Variant Name>



PEGATRON		Title : BUG_Debug	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Bill Yang	
Size Custom	Project Name P4		Rev 1.0
Date: Tuesday, September 06, 2016		Sheet 44 of 108	

Power



CPU Interface

DP main link total length < 8 inch
VIA < 2



DP2VGA Realtek RTD2166

Rom / Flash Mode :

		POL1 (Pin10)	
		0	1
POL2 (Pin9)	0	No Use	No Use
	1	(V) Rom mode	Ext Flash mode


Embedded EDID setting :

EDID SET (Pin11)	Mode
0 or NC	(V) Disable RTD2166 Embedded EDID
1	Enable RTD2166 Embedded EDID


LDO Mode :

LDO_RSTB (Pin27)	Mode
1 or NC	(V) embedded LD0 Mode
0	External 1.2V Mode

1: Pull High 0: Pull Down





+1.2V_VCCK :
Max length < 600 mil
min trace width > 20 mil
C4640, C4632, C4634 close to chip < 200 mil




close to Pin 25

CRT HV Sync Voltage setting :
R4605 : 5V
R4606 : 3.3V




for e-fuse programming


Max mismatch between RGB signal < 200 mil,
total trace length < 6 inch



CRT_HV Sync total trace length < 6 inch

D-SUB Connector






CFG0: operational mode configuration;
 L: Control switching mode (default) int PD
 H: Automatic switching mode

SW: Port switching control or priority configuration;
 L: Port1 is selected or with higher priority (default) Int PD
 H: Port2 is selected or with higher priority

If Type C DP and VGA plug at the same time.
 Only VGA have output.


PEQ:
 Programmable input equalization levels;
 L: default, LEQ, compensate channel loss up to 11.5dB @ HBR2 Int PD
 H: HEQ, compensate channel loss up to 14.5dB @ HBR2

PI0:
 Automatic EQ disable;
 L: Automatic EQ enable (default) Int PD
 H: Automatic EQ disable
 PI1:
 Auto test enable;
 L: Auto test disable & input offset cancellation enable (default) Int PD
 H: Auto test enable & input offset cancellation enable
 M: Auto test disable & input offset cancellation disable



PD:
 PD = L: Normal operation
 PD = H: Power down

PD	S1	S2
H	L	L
L	H	L
L	L	H
L	H	H



PC10, PC20

AUX interception disable for Port y (y = 1, 2).

L: AUX interception enable, driver configuration is set by link training (default)

H: AUX interception disable, driver output with fixed 800mV and 0dB

M: AUX interception disable, driver output with fixed 400mV and 0dB

PC11, PC21

Output swing adjustment for Port y (y = 1, 2).


L: default

H: +20%

M: -16.7%

HDMI

Vinafix.com



<Variant Name>

PEGATRON Title : **HDMI-4K2K**

PEGATRON PROPRIETARY AND CONFIDENTIAL

BG1/HW3

Engineer: **Bill Yang**

Size	Project Name	Rev
Custom	P4	1.0

Date: **Tuesday, September 06, 2016**


Sheet **48** of **108**


Vinafix.com





<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name KTKUG_25W	Rev 1.1	
Date: Tuesday, September 06, 2016 Sheet 49 of 108			



Vinafix.com

+3VS  +3VS 3,4,17,20,21,22,23,24,28,30,31,32,36,37,45,46,47,48,51,53,57,61,62,67,91,92


+5VS  +5VS 31,36,45,46,48,51,56,57,67,80,91




HDD



HDD G-Sensor




SSD(SATA/PCIE x2) NGFF socket (M-key)



USB 3.0 ports x 1 with Sleep & Charge Left_Down
TPS2544 Device True Table



Vinafix.com

22k is to set current limit at 2.2A in DCP and CDP
47k is to set current limit at 1A in SDP



System Global Power State	TPS2544 Charging Mode	CTL1	CTL2	CTL3	ILIM_SEL	Current Limit Setting
S0	SDP (Standard Downstream)	1	1	0	1 or 0	ILIM_HI / ILIM_LO
S0	SDP, no discharge to / from CDP	1	1	1	0	ILIM_LO
S0	CDP, if a BC1.2 primary detection occurs	1	1	1	1	ILIM_HI
S3/S4/S5	Auto mode, no mouse wake	0	0	1	0	ILIM_HI
S3	Dedicated Charging Port Auto mode, keyboard/mouse wake up	0	1	1	X	ILIM_HI
S3	SDP, keyboard/mouse wake-up	0	1	0	1 or 0	ILIM_HI / ILIM_LO

PLACE ESD Diodes near USB Connector




+5VSUS 41,42,56,67,81
+3VSUS 4,24,25,26,28,30,31,33,41,42,51,53,62,67,68,81,92

WLAN/ WiGig / BT

+3V_WLAN_WP1 bypass capacitor:

Place 0.1uF near pin 2,4




Place 10uF near +3V_WLAN_WP1 source side.





+3V_WLAN_WP1 bypass capacitor:

Place 0.1uF near pin 72,74.

Place 10uF near +3V_WLAN_WP1 source side.




For USI W0096 Module Card



IOAC Control Schematic

500mA



<Variant Name>

5					4					3					2					1																																																																															
D																																																																																																			
C																																																																																																			
B																																																																																																			
A																																																																																																			
															<table><tr><td colspan="10"></td></tr><tr><td colspan="10">Title</td></tr><tr><td colspan="10"><Title></td></tr><tr><td colspan="2">Size</td><td colspan="8">Document Number</td><td colspan="2">Rev</td><td colspan="3"></td></tr><tr><td colspan="2">A</td><td colspan="8"><Doc></td><td colspan="2"><Rev Code></td><td colspan="3"></td></tr><tr><td colspan="2">Date:</td><td colspan="8">Tuesday, September 06, 2016</td><td colspan="2">Sheet</td><td colspan="3">54 of 108</td></tr></table>																				Title										<Title>										Size		Document Number								Rev					A		<Doc>								<Rev Code>					Date:		Tuesday, September 06, 2016								Sheet		54 of 108		
Title																																																																																																			
<Title>																																																																																																			
Size		Document Number								Rev																																																																																									
A		<Doc>								<Rev Code>																																																																																									
Date:		Tuesday, September 06, 2016								Sheet		54 of 108																																																																																							
5					4					3					2					1																																																																															

Vinafix.com




Title														
<Title>														
Size		Document Number								Rev				
A		<Doc>								<Rev Code>				
Date:		Tuesday, September 06, 2016								Sheet		54 of 108		

5					4					3					2					1																																																																															
D																																																																																																			
C																																																																																																			
B																																																																																																			
A																																																																																																			
										<table><tr><td colspan="15">Title</td></tr><tr><td colspan="15"><Title></td></tr><tr><td>Size</td><td colspan="10">Document Number</td><td>Rev</td><td colspan="3"></td></tr><tr><td>A</td><td colspan="10">KTKUG_25W</td><td>1.1</td><td colspan="3"></td></tr><tr><td colspan="5">Date:</td><td colspan="5">Tuesday, September 06, 2016</td><td>Sheet</td><td>55</td><td>of</td><td>108</td><td></td></tr></table>															Title															<Title>															Size	Document Number										Rev				A	KTKUG_25W										1.1				Date:					Tuesday, September 06, 2016					Sheet	55	of	108	
Title																																																																																																			
<Title>																																																																																																			
Size	Document Number										Rev																																																																																								
A	KTKUG_25W										1.1																																																																																								
Date:					Tuesday, September 06, 2016					Sheet	55	of	108																																																																																						
5					4					3					2					1																																																																															

Vinafix.com









Title														
<Title>														
Size	Document Number										Rev			
A	KTKUG_25W										1.1			
Date:					Tuesday, September 06, 2016					Sheet	55	of	108	




+5VS 31,36,45,46,48,50,51,57,67,80,91

+5VSUS 41,42,52,67,81

+3VA 24,30,31,36,41,43,53,57,67,81,88,93



PEGATRON		Title : LED	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Bill Yang	
Size	Project Name P4		Rev
Custom			1.0
Date: Tuesday, September 06, 2016		Sheet 56 of 108	



+3VS	+3VS	3,4,17,20,21,22,23,24,28,30,31,32,36,37,45,46,47,48,50,51,53,61,62,67,91,92
+3VA	+3VA	24,30,31,36,41,43,53,56,67,81,88,93
+0.6VS	+0.6VS	15,17,83
+1.5VS	+1.5VS	36,85
+5VS	+5VS	31,36,45,46,48,50,51,56,67,80,91
+VCCIO	+VCCIO	3,7,91
+12VS	+12VS	28,31,62,91
+VCORE	+VCORE	5,80
+VCCSA	+VCCSA	7,80
+VCCGT	+VCCGT	6,80
+3V	+3V	25,31,44,67,82,91
+1.2V	+1.2V	4,7,15,16,17,18,83
+1.0V	+1.0V	7,91
+2P5VPP	+2P5VPP	16,17,82

5					4					3					2					1																																																																															
D																																																																																																			
C																																																																																																			
B																																																																																																			
A																																																																																																			
															<table><tr><td colspan="10"></td></tr><tr><td colspan="10">Title</td></tr><tr><td colspan="10"><Title></td></tr><tr><td colspan="2">Size</td><td colspan="8">Document Number</td><td colspan="2">Rev</td><td colspan="3"></td></tr><tr><td colspan="2">A</td><td colspan="8"><Doc></td><td colspan="2"><Rev Code></td><td colspan="3"></td></tr><tr><td colspan="2">Date:</td><td colspan="8">Tuesday, September 06, 2016</td><td colspan="2">Sheet</td><td colspan="3">58 of 108</td></tr></table>																				Title										<Title>										Size		Document Number								Rev					A		<Doc>								<Rev Code>					Date:		Tuesday, September 06, 2016								Sheet		58 of 108		
Title																																																																																																			
<Title>																																																																																																			
Size		Document Number								Rev																																																																																									
A		<Doc>								<Rev Code>																																																																																									
Date:		Tuesday, September 06, 2016								Sheet		58 of 108																																																																																							
5					4					3					2					1																																																																															

Vinafix.com




Vinafix.com



<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name	KTUG_25W	Rev 1.1
Date:	Tuesday, September 06, 2016	Sheet	59 of 108





Vinafix.com


DC Jack WTB CONN



+VCC_RTC	+VCC_RTC	24,25,26,36
+3VA_EC	+3VA_EC	28,30,32
+3VA	+3VA	24,30,31,36,41,43,53,56,57,67,81,88,93
+5VA	+5VA	31,56,81
+1.0VSUS	+1.0VSUS	26,82
+1.8VSUS	+1.8VSUS	9,21,24,26,84
+3VSUS	+3VSUS	4,24,25,26,28,30,31,33,41,42,51,53,62,67,68,81,92
+5VSUS	+5VSUS	41,42,52,56,67,81
+12VSUS	+12VSUS	81,91
+3V	+3V	25,31,44,57,67,82,91
+12V	+12V	91
+3VS	+3VS	3,4,17,20,21,22,23,24,28,30,31,32,36,37,45,46,47,48,50,51,53,57,61,62,67,91,92
+5VS	+5VS	31,36,45,46,48,50,51,56,57,67,80,91
+12VS	+12VS	28,31,57,62,91
+AC_BAT_SYS	+AC_BAT_SYS	43,45,80,81,82,83,88
+A/D_DOCK_IN	+A/D_DOCK_IN	89
+BAT_CON	+BAT_CON	88
+VCORE	+VCORE	5,57,80
+VCCGT	+VCCGT	6,57,80
+VCCSA	+VCCSA	7,57,80
+VCCIO	+VCCIO	3,7,57,91
+RTCBAT	+RTCBAT	24

Battery Connector









TPM


Vinafix.com

Slave address is for I2C interface,
and is selected by BADD



NFC








Vinafix.com

Title			
<Title>			
Size	Document Number		Rev
A	KTKUG_25W		1.1
Date:	Tuesday, September 06, 2016	Sheet	63 of 108

5					4					3					2					1																																																																												
D																																																																																																
C																																																																																																
B																																																																																																
A																																																																																																
															<table><tr><td colspan="10"></td></tr><tr><td colspan="10">Title</td></tr><tr><td colspan="10"><Title></td></tr><tr><td colspan="2">Size</td><td colspan="8">Document Number</td><td colspan="2">Rev</td></tr><tr><td colspan="2">A</td><td colspan="8"><Doc></td><td colspan="2"><Rev Code></td></tr><tr><td colspan="2">Date:</td><td colspan="8">Tuesday, September 06, 2016</td><td colspan="2">Sheet</td><td colspan="2">64</td><td colspan="2">of</td><td colspan="2">108</td></tr></table>																				Title										<Title>										Size		Document Number								Rev		A		<Doc>								<Rev Code>		Date:		Tuesday, September 06, 2016								Sheet		64		of		108	
Title																																																																																																
<Title>																																																																																																
Size		Document Number								Rev																																																																																						
A		<Doc>								<Rev Code>																																																																																						
Date:		Tuesday, September 06, 2016								Sheet		64		of		108																																																																																
5					4					3					2					1																																																																												

Vinafix.com





<Variant Name>

PEGATRON		Title: ME_CONN,Skew Hole	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer: Bill Yang			
Size Custom	Project Name P4		Rev 1.0
Date: Tuesday, September 06, 2016		Sheet 65 of 108	

5					4					3					2					1				
D																								
C																								
B																								
A																								


Vinafix.com



Title																										
<Title>																										
Size		Document Number																							Rev	
A		<Doc>																							<Rev Code>	
Date:					Tuesday, September 06, 2016										Sheet		66		of		108					

Vinafix.com





Title																								
<Title>																								
Size					Document Number															Rev				
A					<Doc>															<Rev Code>				
Date:					Tuesday, September 06, 2016										Sheet					66 of 108				





For Intel power sequence requestment
ALL_SYS_PWRGD to Delay_ALL_SYS_PGD >2ms



<Variant Name>

PEGATRON		Title:	
PEGATRON PROPRIETARY AND CONFIDENTIAL		BYPASS EC SEQUENCE	
		Engineer: Bill Yang	
Size Custom	Project Name P4	Rev 1.0	
Date: Tuesday, September 06, 2016		Sheet 68 of 108	

5					4					3					2					1																																																																																																												
D																																																																																																																																
C																																																																																																																																
B																																																																																																																																
A																																																																																																																																
															<table><tr><td colspan="10"></td></tr><tr><td colspan="10">Title</td></tr><tr><td colspan="10"><Title></td></tr><tr><td>Size</td><td colspan="20">Document Number</td><td>Rev</td><td colspan="3"></td></tr><tr><td>A</td><td colspan="20"><Doc></td><td colspan="3" rowspan="2"><Rev Code></td></tr><tr><td colspan="5">Date:</td><td colspan="10">Tuesday, September 06, 2016</td><td colspan="5">Sheet</td><td colspan="5">69 of 108</td></tr></table>																				Title										<Title>										Size	Document Number																				Rev				A	<Doc>																				<Rev Code>			Date:					Tuesday, September 06, 2016										Sheet					69 of 108				
Title																																																																																																																																
<Title>																																																																																																																																
Size	Document Number																				Rev																																																																																																											
A	<Doc>																				<Rev Code>																																																																																																											
Date:					Tuesday, September 06, 2016										Sheet					69 of 108																																																																																																												
5					4					3					2					1																																																																																																												

Vinafix.com



Title																								
<Title>																								
Size	Document Number																			Rev				
A	<Doc>																			<Rev Code>				
Date:					Tuesday, September 06, 2016										Sheet					69 of 108				

<h1>PEGATRON</h1>		Title : GPU(1)	
PEGATRON PROPRIETARY AND CONFIDENTIAL BGT/HWS			
		Engineer: Bill Yang	
Size Custom	Project Name P4		Rev 1.0
Date: Tuesday, September 06, 2016		Sheet 71	of 108

Vinafix.com



Vinafix.com



Vinafix.com



Vinafix.com



PEGATRON

PEGATRON PROPRIETARY AND CONFIDENTIAL

Size
Custom

Project Name
P4

Date: Tuesday, September 06, 2016

Rev
1.0

Sheet 75 of 108


Title : GPU(1)

Engineer: Bill Yang

Vinafix.com



PEGATRON		Title : GPU-MEM CHA	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Size Custom		Engineer: Raly Hsieh	
Project Name		KTKUG_25W	
Date: Tuesday, September 06, 2016		Rev 2.0	
Sheet		76 of 108	



Vinafix.com

Title <Title>		
Size A	Document Number <Doc>	Rev <Rev Code>
Date:	Tuesday, September 06, 2016	Sheet 77 of 108

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

Vinafix.com



PEGATRON		Title : ****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Raly Hsieh	
Size A	Project Name KTKUG_25W		Rev 1.0
Date: Tuesday, September 06, 2016		Sheet 78	of 99


5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


Vinafix.com




PEGATRON		Title : ****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Raly Hsieh	
Size A	Project Name KTKUG_25W		Rev 1.0
Date: Tuesday, September 06, 2016		Sheet 79 of 99	

VCORE & VCCGT & VCCSA POWER SUPPLY







1.0VSUS POWER SUPPLY




2.5V POWER SUPPLY






1.8VSUS POWER SUPPLY




1.5VS POWER SUPPLY



BATTERY CHARGER

Adapter 45W=2.37A





<Variant Name>


PEGATRON		Title : POWER_CHARGER	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Adams Lin	
Size Custom	Project Name P4	Rev 2.1	
Date: Tuesday, September 06, 2016	Sheet 88 of 94		

2 Input switch Circuit

Vinafix.com



BATTERY IN DETECT





<Variant Name>

PEGATRON		Title : POWER_DETECT	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Adams Lin	
Size Custom	Project Name P4		Rev 2.1
Date:	Tuesday, September 06, 2016	Sheet	90 of 94

POWER GOOD DETECTOR

Vinafix.com



<Variant Name>

PEGATRON

PEGATRON PROPRIETARY AND CONFIDENTIAL

Title : POWER_PROTECT

Engineer: Adams Lin

Size Custom

Project Name P4


Rev 2.1


Date: Tuesday, September 06, 2016

Sheet 92 of 94

+USB_PD_IN		+USB_PD_IN	42,89
+A/D_DOCK_IN		+A/D_DOCK_IN	60,89
+AC_USBDPD_WCT_IN		+AC_USBDPD_WCT_IN	88,89
+AC_BAT_SYS		+AC_BAT_SYS	43,45,80,81,82,83,88
+BAT_CON		+BAT_CON	60,88
+RTC_POWER		+RTC_POWER	81
+5VA		+5VA	31,56,81
+3VA		+3VA	24,30,31,36,41,43,53,56,57,67,81,88
+5VO		+5VO	26,81,82,83,85,88,91
+3VO		+3VO	81,82,84,85,91
+2.5VO		+2.5VO	82
+1.8VO		+1.8VO	84
+1.5VO		+1.5VO	85
+1.2VO		+1.2VO	83
+1.0VO		+1.0VO	82,91
+0.6VO		+0.6VO	83
+12VSUS		+12VSUS	81,91
+5VSUS		+5VSUS	41,42,52,56,67,81
+3VSUS		+3VSUS	4,24,25,26,28,30,31,33,41,42,51,53,62,67,68,81,92
+1.8VSUS		+1.8VSUS	9,21,24,26,84
+1.0VSUS		+1.0VSUS	26,82
+12V		+12V	91
+2P5VPP		+2P5VPP	16,17,57,82
+1.2V		+1.2V	4,7,15,16,17,18,57,83
+1.0V		+1.0V	7,57,91
+12VS		+12VS	28,31,57,62,91
+5VS		+5VS	31,36,45,46,48,50,51,56,57,67,80,91
+3VS		+3VS	3,4,17,20,21,22,23,24,28,30,31,32,36,37,45,46,47,48,50,51,53,57,61,62,67,91,92
+1.5VS		+1.5VS	36,57,85
+0.6VS		+0.6VS	15,17,57,83
+VCORE		+VCORE	5,57,80
+VCCGT		+VCCGT	6,57,80
+VCCSA		+VCCSA	7,57,80
+VCCIO		+VCCIO	3,7,57,91
+VCCPRIM_CORE		+VCCPRIM_CORE	26,82

FOR POWER TEST






Design rating		OCP setting
(5mA)		
(5mA)		
(0.6909A)		
(0.245A)		
(3.95815A)		OCP>A
(0.1155A)		
(4.2A)		
(2.3513A)		OCP>A
(0.056A)		
(1.6583A)		
(1.8018A)		OCP>A
(2.282A)		
(0.168A)		
(5.76A)		OCP>A
(0.6A)		
(0.48A)		OCP>A
(0.1169A)		OCP>A
(U22) (21A)		OCP>A
(U22) (18A)		OCP>A
(U22) (4A)		OCP>A

P4_LED BRD


Vinafix.com



P4_TP-button BRD

Vinafix.com

TP_BRD to TP_Model



PEGATRON		Title : P4_TP-button BRD	
BG1/HW3		Engineer: Bill Yang	
Size	Project Name	P4	Rev
Custom	P/N		1.0
Date: Tuesday, September 06, 2016		Sheet	105 of 110

